-----Original Message-----
From: Biju Das [mailto:biju.das.jz@bp.renesas.com]
Sent: Thursday, August 27, 2020 4:07 PM
To: Pavel Machek <pavel@denx.de>
Cc: Chris Paterson <Chris.Paterson2@renesas.com>; cip-dev@lists.cip-project.org; iwamatsu nobuhiro(岩松 信洋 □Ｓ
ＷＣ◯ＡＣＴ) <nobuhiro1.iwamatsu@toshiba.co.jp>; Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: RE: [PATCH 4.19.y-cip 00/10] Add support for [H]SCIF/SDHI/I2C/RWDT/MSIOF

Hi Pavel,

Thanks for the feedback.

Subject: Re: [PATCH 4.19.y-cip 00/10] Add support for
[H]SCIF/SDHI/I2C/RWDT/MSIOF

Hi!

Thanks for the feedback.

Subject: Re: [PATCH 4.19.y-cip 00/10] Add support for
[H]SCIF/SDHI/I2C/RWDT/MSIOF

Hi!

Add RZ/G2H SoC support for [H]SCIF/SDHI/I2C/RWDT/MSIOF on
4.19.y-cip

kernel.

All the patches in this series are cherry-piced from ML, except
[1] which is a new patch similar to the workdone for other similar
SoC's

Series looks good to me. (But gitlab testing does not seem to work,
and it would be good to test it before applying).

I am not sure about the failure. If it is related to testing on
RZ/G2H board, then

No, it is definitely not related to your boards. Nothing ever builds... it can't be
your fault or fault of your board, but it just prevents testing :-(.

I have applied the entire series and it builds fine in my environment with linux-4.19.y-cip(4.19.138-cip32).
What is the build issue related to gitlab testing?

Cheers,
Biju

Renesas Electronics Europe GmbH, Geschaeftsfuehrer/President: Carsten Jauch, Sitz der Gesellschaft/Registered office:
Duesseldorf, Arcadiastrasse 10, 40472 Duesseldorf, Germany, Handelsregister/Commercial Register: Duesseldorf, HRB 3708
USt-IDNr./Tax identification no.: DE 119353406 WEEE-Reg.-Nr./WEEE reg. no.: DE 14978647