toggle quoted messageShow quoted text
Thank you for the review.
From: Pavel Machek <pavel@...>
Sent: 17 December 2021 10:38
To: Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...>
Cc: cip-dev@...; Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...>; Pavel Machek
<pavel@...>; Biju Das <biju.das.jz@...>
Subject: Re: [PATCH 5.10.y-cip 23/24] clk: renesas: rzg2l: Add support to handle coupled clocks
From: Biju Das <biju.das.jz@...>So the clocks can have different properties (frequency?), but can only be enabled/disabled together?
commit 32897e6fff196a5de4981030466ae391dfe56c7b upstream.
The AXI and CHI clocks use the same register bit for controlling clock
output. Add a new clock type for coupled clocks, which sets the
CPG_CLKON_ETH.CLK_ON bit when at least one clock is enabled, and
clears the bit only when both clocks are disabled.
So we can't handle them as one clock?
Since there are two clock lines going to the IP with different parents and just one bit to handle this, for this reason its implemented as coupled clock.
DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany