|
[RESEND PATCH 5.10.y-cip 13/40] mmc: renesas_sdhi: populate hook for longer busy_wait
From: Wolfram Sang <wsa+renesas@...>
commit b191deced78a12e26a827db03745b0da6cbc4f0e upstream.
Make use of the EXTOP bit in R-Car Gen3 SoCs to have a twice as large
busy wait
From: Wolfram Sang <wsa+renesas@...>
commit b191deced78a12e26a827db03745b0da6cbc4f0e upstream.
Make use of the EXTOP bit in R-Car Gen3 SoCs to have a twice as large
busy wait
|
By
Lad Prabhakar
·
#7924
·
|
|
[RESEND PATCH 5.10.y-cip 12/40] mmc: tmio: add hook for custom busy_wait calculation
From: Wolfram Sang <wsa+renesas@...>
commit 58959f89dd3d8cc8bedcd2d665496603098b29a2 upstream.
Newer SDHI variants can 'wait while busy' longer than the generic TMIO.
Provide a hook
From: Wolfram Sang <wsa+renesas@...>
commit 58959f89dd3d8cc8bedcd2d665496603098b29a2 upstream.
Newer SDHI variants can 'wait while busy' longer than the generic TMIO.
Provide a hook
|
By
Lad Prabhakar
·
#7923
·
|
|
[RESEND PATCH 5.10.y-cip 11/40] mmc: tmio: set max_busy_timeout
From: Wolfram Sang <wsa+renesas@...>
commit 30ae3e13caeaa47884c222ebf5711ce27ed25f19 upstream.
Set max_busy_timeouts for variants known to support the TOPxx bits in
the SD_OPTION
From: Wolfram Sang <wsa+renesas@...>
commit 30ae3e13caeaa47884c222ebf5711ce27ed25f19 upstream.
Set max_busy_timeouts for variants known to support the TOPxx bits in
the SD_OPTION
|
By
Lad Prabhakar
·
#7922
·
|
|
[RESEND PATCH 5.10.y-cip 10/40] mmc: renesas_sdhi: sort includes
From: Wolfram Sang <wsa+renesas@...>
commit ab07a1356043f07142ba351253904ef8c42ecd4f upstream.
Better prevent double includes.
Signed-off-by: Wolfram Sang
From: Wolfram Sang <wsa+renesas@...>
commit ab07a1356043f07142ba351253904ef8c42ecd4f upstream.
Better prevent double includes.
Signed-off-by: Wolfram Sang
|
By
Lad Prabhakar
·
#7921
·
|
|
[RESEND PATCH 5.10.y-cip 09/40] mmc: renesas_sdhi: don't hardcode SDIF values
From: Wolfram Sang <wsa+renesas@...>
commit 0e08a411585214360938022ca3f50a9f1cd91753 upstream.
Use a macro to name the hardcoded values. Also, move the SDIF register
definition into
From: Wolfram Sang <wsa+renesas@...>
commit 0e08a411585214360938022ca3f50a9f1cd91753 upstream.
Use a macro to name the hardcoded values. Also, move the SDIF register
definition into
|
By
Lad Prabhakar
·
#7920
·
|
|
[RESEND PATCH 5.10.y-cip 08/40] mmc: renesas_sdhi: improve HOST_MODE usage
From: Wolfram Sang <wsa+renesas@...>
commit 4533c3eb893d8d6881f792a855fa5e11d5ddf0c2 upstream.
HOST_MODE should have a CTL_ prefix, too. This makes the code more
readable because we
From: Wolfram Sang <wsa+renesas@...>
commit 4533c3eb893d8d6881f792a855fa5e11d5ddf0c2 upstream.
HOST_MODE should have a CTL_ prefix, too. This makes the code more
readable because we
|
By
Lad Prabhakar
·
#7919
·
|
|
[RESEND PATCH 5.10.y-cip 07/40] mmc: renesas_sdhi: remove superfluous SCLKEN
From: Wolfram Sang <wsa+renesas@...>
commit 8c8310a6c2a6b86edadf15d511f4c1b332516b21 upstream.
All previously called functions handle SCLKEN on their own, no need to
enable it again
From: Wolfram Sang <wsa+renesas@...>
commit 8c8310a6c2a6b86edadf15d511f4c1b332516b21 upstream.
All previously called functions handle SCLKEN on their own, no need to
enable it again
|
By
Lad Prabhakar
·
#7918
·
|
|
[RESEND PATCH 5.10.y-cip 06/40] mmc: renesas_sdhi: merge the SCC reset functions
From: Wolfram Sang <wsa+renesas@...>
commit 80d0be81102405f1172f9b017feef323e5931959 upstream.
There is no user of renesas_sdhi_reset_scc() anymore, only
renesas_sdhi_disable_scc()
From: Wolfram Sang <wsa+renesas@...>
commit 80d0be81102405f1172f9b017feef323e5931959 upstream.
There is no user of renesas_sdhi_reset_scc() anymore, only
renesas_sdhi_disable_scc()
|
By
Lad Prabhakar
·
#7917
·
|
|
[RESEND PATCH 5.10.y-cip 05/40] mmc: renesas_sdhi: clear TAPEN when resetting, too
From: Wolfram Sang <wsa+renesas@...>
commit 183edc060e6969a3afe83f663b534f6324fb7e3a upstream.
We want to clear TAPEN in a software reset, too, to have a completely
known state.
From: Wolfram Sang <wsa+renesas@...>
commit 183edc060e6969a3afe83f663b534f6324fb7e3a upstream.
We want to clear TAPEN in a software reset, too, to have a completely
known state.
|
By
Lad Prabhakar
·
#7916
·
|
|
[RESEND PATCH 5.10.y-cip 04/40] mmc: renesas_sdhi: simplify reset routine a little
From: Wolfram Sang <wsa+renesas@...>
commit 9f809065d86dec2070263acedaa5758f8c9e95a9 upstream.
The 'reset' pointer is only populated for Gen2+. So, we don't need to
check for that
From: Wolfram Sang <wsa+renesas@...>
commit 9f809065d86dec2070263acedaa5758f8c9e95a9 upstream.
The 'reset' pointer is only populated for Gen2+. So, we don't need to
check for that
|
By
Lad Prabhakar
·
#7915
·
|
|
[RESEND PATCH 5.10.y-cip 03/40] mmc: renesas_sdhi: populate SCC pointer at the proper place
From: Wolfram Sang <wsa+renesas@...>
commit d14ac691bb6f6ebaa7eeec21ca04dd47300ff5b6 upstream.
The SCC pointer is currently filled whenever the SoC is Gen2+. This is
wrong because
From: Wolfram Sang <wsa+renesas@...>
commit d14ac691bb6f6ebaa7eeec21ca04dd47300ff5b6 upstream.
The SCC pointer is currently filled whenever the SoC is Gen2+. This is
wrong because
|
By
Lad Prabhakar
·
#7914
·
|
|
[RESEND PATCH 5.10.y-cip 02/40] mmc: renesas_sdhi: probe into TMIO after SCC parameters have been setup
From: Wolfram Sang <wsa+renesas@...>
commit b161d87dfd3d9f3fb064a089a9e521d0e5d3e38f upstream.
Setting up the SCC parameters does not need a probed TMIO device. But in
the near
From: Wolfram Sang <wsa+renesas@...>
commit b161d87dfd3d9f3fb064a089a9e521d0e5d3e38f upstream.
Setting up the SCC parameters does not need a probed TMIO device. But in
the near
|
By
Lad Prabhakar
·
#7913
·
|
|
[RESEND PATCH 5.10.y-cip 01/40] mmc: renesas_sdhi: only reset SCC when its pointer is populated
From: Wolfram Sang <wsa+renesas@...>
commit 45bffc371fefd8537804b001080a47c6b69d5efa upstream.
Only re-initialize SCC and tuning when an SCC was found during probe().
This is
From: Wolfram Sang <wsa+renesas@...>
commit 45bffc371fefd8537804b001080a47c6b69d5efa upstream.
Only re-initialize SCC and tuning when an SCC was found during probe().
This is
|
By
Lad Prabhakar
·
#7912
·
|
|
[RESEND PATCH 5.10.y-cip 00/40] Add SD/eMMC support for Renesas RZ/G2L SoC
Hi All,
This patch series adds support for SD/eMMC on Renesas RZ/G2L SoC and
enables this interfaces on Renesas RZ/G2L SMARC EVK.
All the patches have been cherry picked from v5.17
Hi All,
This patch series adds support for SD/eMMC on Renesas RZ/G2L SoC and
enables this interfaces on Renesas RZ/G2L SMARC EVK.
All the patches have been cherry picked from v5.17
|
By
Lad Prabhakar
·
#7911
·
|
|
Re: [PATCH 5.10.y-cip 00/39] Add SD/eMMC support for Renesas RZ/G2L SoC
Hi Pavel, Nobuhiro,
By
Lad Prabhakar
·
#7910
·
|
|
Re: [PATCH 5.10.y-cip 32/39] dt-bindings: Drop redundant minItems/maxItems
Hi Pavel,
Thank you for the review.
Hi Pavel,
Thank you for the review.
|
By
Lad Prabhakar
·
#7909
·
|
|
Re: [PATCH 5.10.y-cip 21/39] mmc: renesas_sdhi: do hard reset if possible
Hi Pavel,
Thank you for the review.
Hi Pavel,
Thank you for the review.
|
By
Lad Prabhakar
·
#7908
·
|
|
Re: [PATCH 5.10.y-cip 15/39] mmc: renesas_sdhi: Add a condition of cmd/data timeout for retune
Hi Pavel,
Thank you for the review.
Hi Pavel,
Thank you for the review.
|
By
Lad Prabhakar
·
#7907
·
|
|
Re: [PATCH 5.10.y-cip 13/39] mmc: renesas_internal_dmac: add pre_req and post_req support
Hi Pavel,
Thank you for the review.
Hi Pavel,
Thank you for the review.
|
By
Lad Prabhakar
·
#7906
·
|
|
Re: [PATCH 5.10.y-cip 09/39] mmc: renesas_sdhi: sort includes
Hi Pavel,
Thank you for the review.
Hi Pavel,
Thank you for the review.
|
By
Lad Prabhakar
·
#7905
·
|