cip-dev@lists.cip-project.org

Home Messages Hashtags Subgroups

Messages

Between

and

[PATCH 4.4.y-cip 15/30] dt-bindings: serial: renesas,scif: Document r8a7742 bindings

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 8908a822663f6958f56174120de383ff955874be upstream. RZ/G1H (R8A7742) SoC also has the R-Car gen2 compatible SCIF ports, so

By Biju Das <biju.das.jz@...> · #5305 ·

[PATCH 4.4.y-cip 14/30] dt-bindings: serial: renesas,scifa: Document r8a7742 bindings

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 0280a04ed9dbdaaae552b79b7a704625bd8e27cf upstream. RZ/G1H (R8A7742) SoC also has the R-Car gen2 compatible SCIFA ports, so

By Biju Das <biju.das.jz@...> · #5304 ·

[PATCH 4.4.y-cip 13/30] ARM: multi_v7_defconfig: Enable r8a7742 SoC

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 44b6141ebe936808fc59b386e3e259bef6c9bba6 upstream. Enable recently added r8a7742 (RZ/G1H) SoC. Signed-off-by: Lad Prabhakar

By Biju Das <biju.das.jz@...> · #5303 ·

[PATCH 4.4.y-cip 12/30] ARM: shmobile: defconfig: Enable r8a7742 SoC

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 1a90c5ba48c43aeaeccebcd3e092888b670a4bab upstream. Enable recently added r8a7742 (RZ/G1H) SoC. Signed-off-by: Lad Prabhakar

By Biju Das <biju.das.jz@...> · #5302 ·

[PATCH 4.4.y-cip 11/30] ARM: debug-ll: Add support for r8a7742

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 96866b1a1d32318b6bbc321a762bf79db1f4686e upstream. Enable low-level debugging support for RZ/G1H (R8A7742). RZ/G1H uses SCIFA2

By Biju Das <biju.das.jz@...> · #5301 ·

[PATCH 4.4.y-cip 10/30] soc: renesas: Add Renesas R8A7742 config option

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit cdc8abe763c99a6c2b854d7096eaf1ea21017a42 upstream. Add configuration option for the RZ/G1H (R8A77420) SoC. Signed-off-by: Lad

By Biju Das <biju.das.jz@...> · #5300 ·

[PATCH 4.4.y-cip 09/30] ARM: shmobile: r8a7742: Basic SoC support

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 135e7a156ae2c1a7a1f0c1d44bf2b3daece04bbf upstream. Add minimal support for the RZ/G1H (R8A7742) SoC. Signed-off-by: Lad

By Biju Das <biju.das.jz@...> · #5299 ·

[PATCH 4.4.y-cip 08/30] clk: shmobile: Compile clk-rcar-gen2.c when using the r8a7742

This patch makes sure clk-rcar-gen2,c gets compiled when CONFIG_ARCH_R8A7742 is selected, similarly to what done by commit: 7bac4ad3e40f ("CIP: Build essential clock driver for Renesas RZ/G1

By Biju Das <biju.das.jz@...> · #5298 ·

[PATCH 4.4.y-cip 07/30] clk: shmobile: Document r8a7742 CPG DIV6 clock support

Document r8a7742 CPG DIV6 clock support. The clock driver architecture has changed quite dramatically over time, there is nothing we can backport from mainline for this, hence the new

By Biju Das <biju.das.jz@...> · #5297 ·

[PATCH 4.4.y-cip 06/30] clk: shmobile: Document r8a7742 MSTP clock support

Document r8a7742 MSTP clock support. The clock driver architecture has changed quite dramatically over time, there is nothing we can backport from mainline for this, hence the new

By Biju Das <biju.das.jz@...> · #5296 ·

[PATCH 4.4.y-cip 05/30] clk: shmobile: Document r8a7742 CPG clock support

Document r8a7742 CPG clock support. The clock driver architecture has changed quite dramatically over time, there is nothing we can backport from mainline for this, hence the new

By Biju Das <biju.das.jz@...> · #5295 ·

[PATCH 4.4.y-cip 04/30] ARM: shmobile: r8a7742: Add clock index macros for DT sources

Add macros usable by device tree sources to reference r8a7742 clocks by index. Unfortunately there is nothing that we can backport from mainline for this, as the architecture of the clock driver has

By Biju Das <biju.das.jz@...> · #5294 ·

[PATCH 4.4.y-cip 03/30] soc: renesas: rcar-rst: Add support for RZ/G1H

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 2f71832755a9422f5a62a13ea3e805df7b173837 upstream. Add support for RZ/G1H (R8A7742) to the R-Car RST driver. Signed-off-by: Lad

By Biju Das <biju.das.jz@...> · #5293 ·

[PATCH 4.4.y-cip 02/30] dt-bindings: reset: rcar-rst: Document r8a7742 reset module

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...> commit 9e01d74ce0a154411c8991d6e34f4c470958eac3 upstream. Document bindings for the RZ/G1H (R8A7742) reset module. Signed-off-by: Lad

By Biju Das <biju.das.jz@...> · #5292 ·

[PATCH 4.4.y-cip 01/30] ARM: shmobile: Document RZ/G1H SoC DT binding

From: Geert Uytterhoeven <geert+renesas@...> commit 368d03531f39ffaa793a98b9a17c79d660b1cd1a upstream. Document the RZ/G1H (r8a7742) SoC. Signed-off-by: Geert Uytterhoeven

By Biju Das <biju.das.jz@...> · #5291 ·

[PATCH 4.4.y-cip 00/30] Add iWave RZ/G1H basic board support

This patch series add basic support for iWave RZ/G1H platform based on r8a7742 SoC to 4.4.y-cip kernel. Most of the patches in this series are cherry-picked from mainline. Biju Das (5): ARM:

By Biju Das <biju.das.jz@...> · #5290 ·

Re: Everything failed in gitlab

...but I didn't change anything for that. I guess is was a temporal hick-up. Jan -- Siemens AG, Corporate Technology, CT RDA IOT SES-DE Corporate Competence Center Embedded Linux

By Jan Kiszka · #5289 ·

Re: Everything failed in gitlab

Hi Jan,

By Nobuhiro Iwamatsu · #5288 ·

Re: Everything failed in gitlab

I do. Just restarted a build (https://gitlab.com/cip-project/cip-core/isar-cip-core/-/jobs/707991738), and it is apparently working. Is there in issue with who is triggering the build and what

By Jan Kiszka · #5287 ·

Re: Everything failed in gitlab

Hi all, This is happening not only in cip-testing (kernel test) but also in cip-core[0][1]. I don't manage these runners. Has anyone changed permissions etc? Best regards,

By Nobuhiro Iwamatsu · #5286 ·

6401 - 6420 of 11705

Home Hashtags Subgroups Terms