|
[PATCH 80/86] ARM: dts: iwg22d-sodimm: Enable HS-USB
From: Biju Das <biju.das@...>
Enable HS-USB on iWave RZ/G1E carrier board.
Signed-off-by: Biju Das <biju.das@...>
Reviewed-by: Fabrizio Castro
From: Biju Das <biju.das@...>
Enable HS-USB on iWave RZ/G1E carrier board.
Signed-off-by: Biju Das <biju.das@...>
Reviewed-by: Fabrizio Castro
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1355
·
|
|
[PATCH 79/86] ARM: dts: r8a7745: Add HS-USB device node
From: Biju Das <biju.das@...>
Define the R8A7745 generic part of the HS-USB device node. It is up to the
board file to enable the device.
Signed-off-by: Biju Das
From: Biju Das <biju.das@...>
Define the R8A7745 generic part of the HS-USB device node. It is up to the
board file to enable the device.
Signed-off-by: Biju Das
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1354
·
|
|
[PATCH 78/86] ARM: dts: iwg22d-sodimm: Enable USB PHY
From: Biju Das <biju.das@...>
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert Uytterhoeven
From: Biju Das <biju.das@...>
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert Uytterhoeven
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1353
·
|
|
[PATCH 77/86] ARM: dts: iwg22d-sodimm: Enable internal PCI
From: Biju Das <biju.das@...>
Enable internal AHB-PCI bridges for the USB EHCI/OHCI controllers
attached to them.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris
From: Biju Das <biju.das@...>
Enable internal AHB-PCI bridges for the USB EHCI/OHCI controllers
attached to them.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1352
·
|
|
[PATCH 76/86] ARM: dts: r8a7745: Link PCI USB devices to USB PHY
From: Biju Das <biju.das@...>
Describe the PCI USB devices that are behind the PCI bridges, adding
necessary links to the USB PHY device.
Signed-off-by: Biju Das
From: Biju Das <biju.das@...>
Describe the PCI USB devices that are behind the PCI bridges, adding
necessary links to the USB PHY device.
Signed-off-by: Biju Das
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1351
·
|
|
[PATCH 75/86] ARM: dts: r8a7745: Add USB PHY DT support
From: Biju Das <biju.das@...>
Define the r8a7745 generic part of the USB PHY device node.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson
From: Biju Das <biju.das@...>
Define the r8a7745 generic part of the USB PHY device node.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1350
·
|
|
[PATCH 74/86] ARM: dts: r8a7745: Add internal PCI bridge nodes
From: Biju Das <biju.das@...>
Add device nodes for the r8a7745 internal PCI bridge devices.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson
From: Biju Das <biju.das@...>
Add device nodes for the r8a7745 internal PCI bridge devices.
Signed-off-by: Biju Das <biju.das@...>
Signed-off-by: Chris Paterson
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1349
·
|
|
[PATCH 73/86] of: add vendor prefix for Silicon Storage Technology Inc.
Add Silicon Storage Technology Inc. to the list of devicetree
vendor prefixes.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Reviewed-by: Andreas Färber
Add Silicon Storage Technology Inc. to the list of devicetree
vendor prefixes.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Reviewed-by: Andreas Färber
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1348
·
|
|
[PATCH 72/86] ARM: dts: iwg22m: Add SPI NOR support
Add support for the SPI NOR device used to boot up the system
to the System on Module DT.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson
Add support for the SPI NOR device used to boot up the system
to the System on Module DT.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1347
·
|
|
[PATCH 71/86] ARM: dts: r8a7745: Add QSPI support
Add the DT node for the QSPI interface to the SoC dtsi.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert
Add the DT node for the QSPI interface to the SoC dtsi.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1346
·
|
|
[PATCH 70/86] ARM: dts: iwg22d-sodimm-dbhd-ca: Add device tree for HDMI DB
Add file r8a7745-iwg22d-sodimm-dbhd-ca.dts to provide support for
iW-RainboW-G22D with HDMI daughter board plugged in.
The interfaces defined in the new .dts file are: scif1, scif5,
and
Add file r8a7745-iwg22d-sodimm-dbhd-ca.dts to provide support for
iW-RainboW-G22D with HDMI daughter board plugged in.
The interfaces defined in the new .dts file are: scif1, scif5,
and
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1345
·
|
|
[PATCH 69/86] ARM: dts: iwg22d: Add /dev/ttySC5 support
Add support for HSCIF1 as /dev/ttySC5, keeping the same naming
scheme adopted by iWave in their BSP release. This interface
uses RTS/CTS.
Signed-off-by: Fabrizio Castro
Add support for HSCIF1 as /dev/ttySC5, keeping the same naming
scheme adopted by iWave in their BSP release. This interface
uses RTS/CTS.
Signed-off-by: Fabrizio Castro
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1344
·
|
|
[PATCH 68/86] ARM: dts: iwg22d: Enable SDHI0 controller
Enable the SDHI0 controller on iWave RZ/G1E carrier board.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by:
Enable the SDHI0 controller on iWave RZ/G1E carrier board.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by:
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1343
·
|
|
[PATCH 67/86] ARM: dts: iwg22m: Enable SDHI1 controller
Enable the SDHI1 controller on iWave RZ/G1E SoM.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert
Enable the SDHI1 controller on iWave RZ/G1E SoM.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Reviewed-by: Geert
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1342
·
|
|
[PATCH 66/86] ARM: dts: r8a7745: Add SDHI controllers
Add the SDHI controllers to the r8a7745 device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Signed-off-by: Simon
Add the SDHI controllers to the r8a7745 device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Chris Paterson <chris.paterson2@...>
Signed-off-by: Simon
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1341
·
|
|
[PATCH 65/86] ARM: dts: iwg22m: Add RTC support
Add support for the bq32000 RTC to the iwg22m device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Simon Horman <horms+renesas@...>
(cherry picked from
Add support for the bq32000 RTC to the iwg22m device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Simon Horman <horms+renesas@...>
(cherry picked from
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1340
·
|
|
[PATCH 64/86] ARM: dts: r8a7745: Add IIC cores to dtsi
Add iic0 and iic1 nodes to SoC dtsi. Also, define aliases i2c6
and i2c7. Board specific DT files will enable the interfaces
if needed.
Signed-off-by: Fabrizio Castro
Add iic0 and iic1 nodes to SoC dtsi. Also, define aliases i2c6
and i2c7. Board specific DT files will enable the interfaces
if needed.
Signed-off-by: Fabrizio Castro
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1339
·
|
|
[PATCH 63/86] ARM: dts: r8a7745: Add I2C DT support
Add I2C[0-5] devices to the r8a7745 device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Simon Horman <horms+renesas@...>
(cherry picked from commit
Add I2C[0-5] devices to the r8a7745 device tree.
Signed-off-by: Fabrizio Castro <fabrizio.castro@...>
Signed-off-by: Simon Horman <horms+renesas@...>
(cherry picked from commit
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1338
·
|
|
[PATCH 62/86] ARM: dts: r8a7745: Add operating-points to cpu0
shmobile_defconfig builds cpu freq into the kernel by default,
therefore we get error and warning messages at boot, when
hotplugging cpus, and when waking up from suspend to RAM.
Although the r8a7745
shmobile_defconfig builds cpu freq into the kernel by default,
therefore we get error and warning messages at boot, when
hotplugging cpus, and when waking up from suspend to RAM.
Although the r8a7745
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1337
·
|
|
[PATCH 61/86] ARM: dts: r8a7745: Add missing clock for secondary CA7 CPU core
From: Biju Das <biju.das@...>
Add the missing clock to CA7 CPU1 node.
Signed-off-by: Biju Das <biju.das@...>
Reviewed-by: Chris Paterson
From: Biju Das <biju.das@...>
Add the missing clock to CA7 CPU1 node.
Signed-off-by: Biju Das <biju.das@...>
Reviewed-by: Chris Paterson
|
By
Fabrizio Castro <fabrizio.castro@...>
·
#1336
·
|