|
[PATCH 08/14] ARM: dts: r8a7743: add [H]SCIF{A|B} support
From: Sergei Shtylyov <sergei.shtylyov@...> Describe [H]SCIF{|A|B} ports in the R8A7743 device tree. Based on the original (and large) patch by Dmitry Shifrin <dmitry.shifrin@...>. Signed-off-by: Serg
From: Sergei Shtylyov <sergei.shtylyov@...> Describe [H]SCIF{|A|B} ports in the R8A7743 device tree. Based on the original (and large) patch by Dmitry Shifrin <dmitry.shifrin@...>. Signed-off-by: Serg
|
By
Biju Das
·
|
|
[PATCH 09/14] ARM: dts: r8a7743: add Ether support
From: Sergei Shtylyov <sergei.shtylyov@...> Define the generic R8A7743 part of the Ether device node. Based on the original (and large) patch by Dmitry Shifrin <dmitry.shifrin@...>. Signed-off-by: Ser
From: Sergei Shtylyov <sergei.shtylyov@...> Define the generic R8A7743 part of the Ether device node. Based on the original (and large) patch by Dmitry Shifrin <dmitry.shifrin@...>. Signed-off-by: Ser
|
By
Biju Das
·
|
|
[PATCH 10/14] ARM: dts: r8a7743: add IRQC support
From: Sergei Shtylyov <sergei.shtylyov@...> Describe the IRQC interrupt controller in the R8A7743 device tree. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@...> Reviewed-by: Geert Uytterhoeven <gee
From: Sergei Shtylyov <sergei.shtylyov@...> Describe the IRQC interrupt controller in the R8A7743 device tree. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@...> Reviewed-by: Geert Uytterhoeven <gee
|
By
Biju Das
·
|
|
[PATCH 11/14] ARM: dts: iwg20m: Add iWave RZG1M Qseven SOM
Add support for iWave RZG1M Qseven System On Module. http://www.iwavesystems.com/rz-g1m-qseven-module.html Signed-off-by: Biju Das <biju.das@...> Reviewed-by: Chris Paterson <chris.paterson2@...> Revi
Add support for iWave RZG1M Qseven System On Module. http://www.iwavesystems.com/rz-g1m-qseven-module.html Signed-off-by: Biju Das <biju.das@...> Reviewed-by: Chris Paterson <chris.paterson2@...> Revi
|
By
Biju Das
·
|
|
[PATCH 12/14] ARM: dts: iwg20d-q7: Add support for iWave G20D-Q7 board based on RZ/G1M
Add support for iWave RainboW-G20D-Qseven board based on RZ/G1M. Signed-off-by: Biju Das <biju.das@...> Reviewed-by: Chris Paterson <chris.paterson2@...> Reviewed-by: Geert Uytterhoeven <geert+renesas
Add support for iWave RainboW-G20D-Qseven board based on RZ/G1M. Signed-off-by: Biju Das <biju.das@...> Reviewed-by: Chris Paterson <chris.paterson2@...> Reviewed-by: Geert Uytterhoeven <geert+renesas
|
By
Biju Das
·
|
|
[PATCH 13/14] ARM: shmobile: defconfig: Enable r8a774[35] SoCs
From: Simon Horman <horms+renesas@...> Enable recently added r8a7743 (RZ/G1M) and r8a7745 (RZ/G1E) SoCs. Signed-off-by: Simon Horman <horms+renesas@...> Acked-by: Geert Uytterhoeven <geert+renesas@...
From: Simon Horman <horms+renesas@...> Enable recently added r8a7743 (RZ/G1M) and r8a7745 (RZ/G1E) SoCs. Signed-off-by: Simon Horman <horms+renesas@...> Acked-by: Geert Uytterhoeven <geert+renesas@...
|
By
Biju Das
·
|
|
[PATCH 14/14] ARM: multi_v7_defconfig: Enable r8a774[35] SoCs
From: Simon Horman <horms+renesas@...> Enable recently added r8a7743 (RZ/G1M) and r8a7745 (RZ/G1E) SoCs. Signed-off-by: Simon Horman <horms+renesas@...> Acked-by: Geert Uytterhoeven <geert+renesas@...
From: Simon Horman <horms+renesas@...> Enable recently added r8a7743 (RZ/G1M) and r8a7745 (RZ/G1E) SoCs. Signed-off-by: Simon Horman <horms+renesas@...> Acked-by: Geert Uytterhoeven <geert+renesas@...
|
By
Biju Das
·
|
|
[PATCH 00/14] Add Device tree support for iWave G20D-Q7 board 2 messages
This patch series aims to add initial SoC DT/Clock and iWave G20D-Q7 DT. The clock patch is based on the similar work done on r8a7791(R-Car M2) SoC. This series has been tested against linux-cip tag v
This patch series aims to add initial SoC DT/Clock and iWave G20D-Q7 DT. The clock patch is based on the similar work done on r8a7791(R-Car M2) SoC. This series has been tested against linux-cip tag v
|
By
Biju Das
·
|
|
Workshop requirements 2 messages
Hi, I would like to share this idea of an activity for the workshop at ELCE. Title: B@D 101: how to test the CIP kernel using B@D Goal: learn the basics of B@D in order to test the CIP kernel and CIP
Hi, I would like to share this idea of an activity for the workshop at ELCE. Title: B@D 101: how to test the CIP kernel using B@D Goal: learn the basics of B@D in order to test the CIP kernel and CIP
|
By
Agustin Benito Bethencourt
·
|
|
[PATCH 01/11] pinctrl: sh-pfc: Add PINMUX_SINGLE()
From: Geert Uytterhoeven <geert+renesas@...> Add a macro to describe a pinmux configuration for a single-function pin. Signed-off-by: Geert Uytterhoeven <geert+renesas@...> Acked-by: Kuninori Morimoto
From: Geert Uytterhoeven <geert+renesas@...> Add a macro to describe a pinmux configuration for a single-function pin. Signed-off-by: Geert Uytterhoeven <geert+renesas@...> Acked-by: Kuninori Morimoto
|
By
Biju Das
·
|
|
[PATCH 02/11] pinctrl: sh-pfc: r8a7791: Use PINMUX_SINGLE() instead of raw PINMUX_DATA()
From: Geert Uytterhoeven <geert+renesas@...> Signed-off-by: Geert Uytterhoeven <geert+renesas@...> Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@...> Acked-by: Laurent Pinchart <laurent.pinchart@.
From: Geert Uytterhoeven <geert+renesas@...> Signed-off-by: Geert Uytterhoeven <geert+renesas@...> Acked-by: Kuninori Morimoto <kuninori.morimoto.gx@...> Acked-by: Laurent Pinchart <laurent.pinchart@.
|
By
Biju Das
·
|
|
[PATCH 03/11] pinctrl: sh-pfc: r8a7791: Add SCIF_CLK support
From: Geert Uytterhoeven <geert+renesas@...> Add pins, groups, and a function for SCIF_CLK, which is the external clock source for the Baud Rate Generator for External Clock (BRG) on (H)SCIF. Signed-o
From: Geert Uytterhoeven <geert+renesas@...> Add pins, groups, and a function for SCIF_CLK, which is the external clock source for the Baud Rate Generator for External Clock (BRG) on (H)SCIF. Signed-o
|
By
Biju Das
·
|
|
[PATCH 04/11] pinctrl: sh-pfc: r8a7791: add EtherAVB pin groups
From: Sergei Shtylyov <sergei.shtylyov@...> Add the EtherAVB pin groups to the R8A7791 PFC driver. Also add the copyright for all the Cogent Embedded's past work on this file. Signed-off-by: Sergei Sh
From: Sergei Shtylyov <sergei.shtylyov@...> Add the EtherAVB pin groups to the R8A7791 PFC driver. Also add the copyright for all the Cogent Embedded's past work on this file. Signed-off-by: Sergei Sh
|
By
Biju Das
·
|
|
[PATCH 05/11] pinctrl: sh-pfc: r8a7791: Add ADI pinconf support
From: Jacopo Mondi <jacopo@...> Add pin configuration support for Gyro-ADC, named ADI on r8a7791 SoC. Signed-off-by: Jacopo Mondi <jacopo@...> Tested-by: Marek Vasut <marek.vasut@...> Signed-off-by: G
From: Jacopo Mondi <jacopo@...> Add pin configuration support for Gyro-ADC, named ADI on r8a7791 SoC. Signed-off-by: Jacopo Mondi <jacopo@...> Tested-by: Marek Vasut <marek.vasut@...> Signed-off-by: G
|
By
Biju Das
·
|
|
[PATCH 06/11] pinctrl: sh-pfc: r8a7791: Add missing HSCIF1 pinmux data
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which omitted the HSCIF1 group E signals in the IPSR4 registe
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which omitted the HSCIF1 group E signals in the IPSR4 registe
|
By
Biju Das
·
|
|
[PATCH 07/11] pinctrl: sh-pfc: r8a7791: Add missing DVC_MUTE signal
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which omitted the DVC_MUTE signal altogether in the PFC secti
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which omitted the DVC_MUTE signal altogether in the PFC secti
|
By
Biju Das
·
|
|
[PATCH 08/11] pinctrl: sh-pfc: r8a7791: Fix SCIF2 pinmux data
From: Sergei Shtylyov <sergei.shtylyov@...> PINMUX_IPSR_MSEL() macro invocation for the TX2 signal has apparently wrong 1st argument -- most probably a result of cut&paste programming... Fixes: 508845
From: Sergei Shtylyov <sergei.shtylyov@...> PINMUX_IPSR_MSEL() macro invocation for the TX2 signal has apparently wrong 1st argument -- most probably a result of cut&paste programming... Fixes: 508845
|
By
Biju Das
·
|
|
[PATCH 09/11] pinctrl: sh-pfc: r8a7791: Fix IPSR comment typos
From: Sergei Shtylyov <sergei.shtylyov@...> The IPSR field names in the comments have been fat-fingered in a couple places -- fix those silly typos... Fixes: 508845196238 ("pinctrl: sh-pfc: r8a7791 PF
From: Sergei Shtylyov <sergei.shtylyov@...> The IPSR field names in the comments have been fat-fingered in a couple places -- fix those silly typos... Fixes: 508845196238 ("pinctrl: sh-pfc: r8a7791 PF
|
By
Biju Das
·
|
|
[PATCH 10/11] pinctrl: sh-pfc: r8a7791: Grand I2C rename
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which called all the I2C signals {SCL|SDA}<n> and MOD_SEL reg
From: Sergei Shtylyov <sergei.shtylyov@...> The R8A7791 PFC driver was apparently based on the preliminary revisions of the user's manual, which called all the I2C signals {SCL|SDA}<n> and MOD_SEL reg
|
By
Biju Das
·
|
|
[PATCH 11/11] pinctrl: sh-pfc: r8a7791: Add R8A7743 support
From: Sergei Shtylyov <sergei.shtylyov@...> Renesas RZ/G1M (R8A7743) is pin compatible with R-Car M2-W/N (R8A7791/3), however it doesn't have several automotive specific peripherals. Annotate all the
From: Sergei Shtylyov <sergei.shtylyov@...> Renesas RZ/G1M (R8A7743) is pin compatible with R-Car M2-W/N (R8A7791/3), however it doesn't have several automotive specific peripherals. Annotate all the
|
By
Biju Das
·
|